• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 63 subscribers
  • Views 77 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TIDM-ENERGY-WATCHDOG: Voltage supervisory circuit

TPS3823-Q1: TPS3823-33DBVR

Rackshith PG
Prodigy 70 points

Part Number: TPS3823-Q1

Tool/software:

Part Number: 

Original part number: EM6323LXSP5B-2.9+  (Supervisory circuit with watchdog) moving to TPS3823-33DBVR.

So please let us know what are all the generic test to be performed during design validation.

Thanks,

Rackshith PG

  • 0
    TI__Genius 9700 points

    Hi Rackshith, 

    Thanks for reaching out. It's good to hear that you are interested with TPS3823-Q1. 

    Could you clarify whether you're asking about the tests we perform during our design/validation flow or if you're looking for some test scenarios that you would like to perform to validate device behavior?

    Best,

    Sila 

  • 0 in reply to Sila Atalar
    Prodigy 70 points

    Hi Sila,

    I am looking for some test scenarios that I would like to perform to validate device behavior. Need your inputs on the same.

    Thanks,

    Rackshith PG

  • 0 in reply to Rackshith PG
    TI__Genius 9700 points

    Hi Rackshith, 

    Thanks for the clarification. You should basically check the RESET behavior.

    The RESET behavior depends on the VDD voltage, WDI falling edge timing, and MR pin. Therefore, you should have 3 main test cases. And in each test,  you should just change one key feature. 

    Test 1: Check RESET behavior; when MR = High and VDD > Vit-. In this case, if WDI remains high or low longer than the time-out period, then reset is triggered. You can verify the timing. 

    Tests 2: Check RESET behavior; when MR = High, start VDD> Vit-, apply WDI negative edge on time. Change the VDD voltage to understand when at what voltage the RESET assert( become low) and de-assert ( become high).

    Test 3: Check RESET behavior;  when VDD> Vit- (device threshold), and apply WDI negative edge on time, the Reset should be high as long as MR is high. 

    Hope this helps!

    Best,

    Sila

  • 0 in reply to Sila Atalar
    Prodigy 70 points

    Thanks for the insight Sila.

    Regarding same topic, I have few more queries as follows:

    Background:

    This Voltage supervisory is connected to different Microcontroller based on the application.

    This WDI and RESET pin of Supervisory circuit connected to Microcontroller.

    What parameter to be verified on supervisory and Microcontroller datasheet if this new supervisory connected to different Microcontroller based on application? 

    I am just thinking at system level, will this supervisory Module compatible with different microcontroller or not?

    Thanks,

    Rackshith PG

  • 0 in reply to Rackshith PG
    TI__Genius 9700 points

    Hi Rackshith, Thanks for the background information. 

    I think in your system you are planning to have multiple TPS3823-Q1 with different MCUs (depending on the application). Please let me know if my understanding is not correct. 

    I want to highlight that TPS3823-Q1 is compatible with different microcontrollers. Normally, WDI and RESET pins are connected to MCU. This is a very common application use case.

    • The VDD pin monitors the MCU power rail, and WDI pin expects the negative edge on time to make sure there is no MCU freeze. This way it can check the MCU health. And RESET pin can also connected to MCU incase if it needs a hardware reset. 

    Please feel free to share a schematic, I can quickly check the connections for you to see everything is expected. 

    Best Regards,

    Sila