• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 53 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS6594-Q1: Simplified Input Power Monitoring

Shinji Mada
Prodigy 136 points
Part Number: TPS6594-Q1

Tool/software: 

Hi Team,


I am using TPS6594 and would like to simplify the circuit to reduce costs and mounting area.
Assuming that input protection is guaranteed on the equipment side,
is it possible to remove the FET between VSYS and VCCA?
In that case, is it okay to connect VSYS and VCCA directly?
Would it be better to connect OVPGDRV to a host processor and monitor it just to be safe?

Best Regards.

  • 0
    TI__Guru* 78091 points

    Hi Shinji,

    Is your application targeting a certain ASIL level? That might influence the answer so wanted to have the context of if this is functional safety application. 

    Regards,

    Katie

  • 0 in reply to Katie Pier
    Prodigy 136 points

    Hi Katie,

    Thank you for your consideration, I understand that this is a function necessary for functional safety.
    And the answer is no, we’re designing a lab-level evaluation board, so we’re not conscious of functional safety.

    I found an example of bypassing FET in the document below.
    　TPS6594x Evaluation Module User's Guide (Rev.). A) - page19

    In this case, it seems better to disable some voltage abnormality detection.

    Best Regards.