• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 64 subscribers
  • Views 258 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP5024: I2C Rise and Fall Time Specification

Chris Krasnichuk1
Prodigy 640 points

Part Number: LP5024

Tool/software:

Hi Folks,

A couple of questions regarding the I2C timing specs for the LP5024:

  • Is the rise and fall time specs for SDA and SCL referenced to 30%/70% voltage levels as per the I2C spec, or is this referenced to different voltage levels (20%/80%, 10%/90%, etc.)?
  • Would there be any concerns with a fall time that is <15ns? The host on the I2C bus has a relatively strong driver producing fast edge-rates

Thanks,