Tool/software:
Hi team,
I can see that in all the reference images the capacitor from VC1 is not directly connected to VC0(C12). Its connected directly to VSS through cap and then another cap from VC0 to VSS. Is there any specific reason?
I am using such a configuration
Is there a problem?