Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 64 subscribers
  • Views 295 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP3972 nRSTI spec

Rak
Intellectual 505 points
Other Parts Discussed in Thread: LP3972

Hi,

Looking into LP3972 datasheet, I could not find any timing specification about nRSTI signal.

Is there no timing requirement for nRSTI ?   For ex., no spec on  reset pulse width ?

Thank you in advance for your help.

Best Regards,

Rak

 

  • 0
    TI__Expert 3340 points

    The circuit between nRSTI and nRSTO is combinatorial logic (no edge trigger element).  Since it's not spec'ed, we had not 

    characterized its delay time over temp and supply.   However, for the several gates involved,

    I expect it is in the tens of ns range depending on the loading of the I/O pins.  

    Hope this clarify or answer the concerns of customer.