• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 196 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Behavior when not using a capacitor and resistance for SS-input-pin of TPS40200.

Tsuguhiko Asai
Expert 1260 points
Other Parts Discussed in Thread: TPS40200

Please teach us two following questions of TPS40200.

1. Behavior when not using a capacitor and resistance for SS-input-pin of TPS40200.

2. Are there countermeasure IC of static electricity that TI recommends on using TPS40200?

And are there guidelines that showed recommended layout on customer's application of countermeasure IC?

・Background of question 1

Our customer consider reducing R and C in the application due to their application's space.

If R and C of SS-input-pin disappear, We expect that a start of Vout becomes early.

Will not function have the hindrance even if not using R and C of SS-input-pin?

Best Regards,

Tsuguhiko Asai

  • 0
    TI__Mastermind 35165 points

    Please see my answers to your questions below.

    1. If there is no capacitor on SS the TPS40200 tries to immediately regulate to the output voltage. This causes it to operate at max duty cycle to charge up the output as quickly as possible. The downside is a large amount of inrush current from the input supply which could cause it to dip. The output voltage can also overshoot during startup.

    2. I'm unsure what you are looking for with this question.

    Regards,
    Anthony