I have a question about I2C Bus Timing Characteristics.
In datasheet, SCL/SDA rise time is max 300ns.
Is this misdescription?
300ns is very difficult condition.
I think other devices is max 1000ns.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I have a question about I2C Bus Timing Characteristics.
In datasheet, SCL/SDA rise time is max 300ns.
Is this misdescription?
300ns is very difficult condition.
I think other devices is max 1000ns.
The 300ns rise and fall time specification requirement is based on operating the device at 400KHz. The slew rate can be slower when operating at a slower I2C frequency. The official I2C specification documents Standard-Mode and Fast-Mode operation. The device should conform to either of these requirements.