• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 511 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Powering AM335x with TPS65910A3

Luis Caruso
Prodigy 150 points
Other Parts Discussed in Thread: AM3359

We are making a board with AM3359 and DDR3, and using the TMDSSK3358 Ref. Des. for guide with DDR3 connection and general power supplying.

The  documentation about TPS65910 is very "dry". No intended method of use, minimal exemplification. (It could be developed a lot).

Our doubts: 

Our board will be powered by a 5V Vmain, that we are using in place of VBAT (following TMDSSK3358 diagram), and we are intending to use VAUX33 to supply VDDIO. We infer that VDDIO is essential to mantain the control funtions alive (including sequencing), but, as we can see in the figure 3 of SWCU093B, VAUX33 is off for a reasonable period of time.

1) Is this connection correct?

2) What power rail mantains the internal chip logic on until VAUX33 rises?

3) There is other source of information about TPS65910 intended uses?

Thank you,

Luis

  • 0
    TI__Expert 6090 points

    1, Yes this connections is ok, beacuse VDDIO is the power supply for IO's and device if you are botting from PWRON and PWRHOLD or battery this is ok.

    2. During the wake , VAUS33 bots ups and supplied VDDIO to keep IO suppled. Internal chip logic is maintained by VRTC and VDDIO dpeneding on what stage PMIC is in. If in off state just need to boot up then the functonaliyt need to boot up like PWRON /HOLD can work woth out VDDIO but there can not be any GPIO or I2C transaction without VDDIO.

    3, PMIC is very flexible can be used in several differnt ways. You can use external supply to power VDDIO also. as long as it is stable.