Hi,
could you please tell me what is the minimun value for the pull-up resistors for the PGOOD and LBO pins of TPS61130?
Say Vout_dc/dc=3V3 and Vout_ldo=2V5.
Many thanks for you suppport!
Kind regards,
Winnin_Eleven_8
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
could you please tell me what is the minimun value for the pull-up resistors for the PGOOD and LBO pins of TPS61130?
Say Vout_dc/dc=3V3 and Vout_ldo=2V5.
Many thanks for you suppport!
Kind regards,
Winnin_Eleven_8
The electrical specs table shows that both of those pins were tested sinking 100uA. So, I would not size the resistor to allow more than 3x that value. The problem is that the internal pull down FET has a finite resistance that is not given. If the pull up resistor is too small, the voltage divider between it and the internal pull down FET resistance will result in a voltage that is higher than a standard low voltage. Also, those pull down FETs are not rated for more than a few mAs at the maximum.