This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLC5926 Tie LE to CLK?

Other Parts Discussed in Thread: TLC5926

I'd like to simplify the interface of the TLC5926 to two signal lines: SDI & CLK.

I will tie /OE to Vdd, and not attempt to read SDO.

May I tie LE to CLK? The application note http://www.ti.com/lit/an/slva346/slva346.pdf strongly implies this will work for the 5926. I understand that the OUT's will be delayed 1 clock.