Hello all,
Please see the attached schematic.
The circuit is designed to run at a MAXIMUM of 10A at 12V (with 5% margin allowed).
The design criteria is 40VDC input and an UVLO limit of 36V (ish!).
I had some issues maintaining a stable 12V on the output at open load (the system requires that the 12V is stable even with no load) which was resolved with the addition of Rramp.
The electrical test we carry out runs the circuit at roughly 5A and the test is a pass if the voltage is within 5% of 12V. The result I have in the lab is that the output voltage drops to around 7.5V when a ~4.6A load is being driven. As shown in the attached scope trace the output itself is quite stable, my initial suspicion was that the ripple was quite high but that doesnt seem to be the case (the ringing shown is down to less than ideal scope probe placement).
I have re-run the calculations again just to be sure and the only discrepancies I have seen are that Chb (bootstrap capacitor) is a bit low, increasing it to 1uF has no effect. Also increasing Cvcc had no effect on the output.
I have attached the SW node waveform for reference. It looks to me as if the behaviour mentioned in the datasheet at the top of page 12 is being shown suggesting my ramp requires some more compensation, I reduced Rramp to roughly 115K and the output did not seem to change at all.
Any help would be much appreciated.
P.S: Qg for the mosfet is 56nF average, 86nF maximum. Peak inductor ripple current I have set to 40% of maximum in my calculations (4A).
Other parameters: Tss = ~1s, Trestart = ~240ms