Dear TI
Power sequence of TPS51206 shows typical timing only.
Is there any limitation of power up and power off sequence for VDD,VLDOIN and VDDQSNS?
When hit UVLO in VDD and then recovers during supply VLDOIN and VDDQSNS voltage,
is there any problem for that?
Thank you for your cooperation.
Best Regards
K.Narisawa