• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 236 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65950 layout

JatanNaik
Expert 4011 points
Other Parts Discussed in Thread: TPS65950

Hello,

One of our customers about to start manufacturing boards containing our TPS65950. Gandhar reviewed their schematics for us last time and made suggestions which the customer implemented. The customer would now like someone familiar with the TPS65950 to review its layout.  Unfortunately Gandhar is currently traveling so cannot accomodate this request.  Do you think someone on the TPS65950 team could take a look at the layout and see if there is anything obviously wrong with it?  I cannot disclose the schematics and layout over the forum (for obvious reasons), but if you send me an email I can share the files with you.

Thanks,

Jatan

  • 0
    TI__Genius 15100 points

    Hi Jatan,

    It would be nice if the customer can use the layout guidelines. There are few main things on the layout that should be carefully done

    1. DCDC output traces layout.

    2. Class D layout (Class-d is switching and so noise should be handled properly)

    3. USB layout

    All of these are mentioned on the layout guidelines document.

    Hope that will help.

     

    Regards,

    Gandhar.