Hi-
I have a question regarding the POWERHOLD mode of this PMIC. Section 2.6.1 of the Design Guide implies that the POWERHOLD pin (GPIO_7) can be used as ON-OFF signal. Due to FPGA power sequencing requirement on my board, I need to delay power-on of the PMIC until an external supply rail comes up. I had been planning to do this through use of the POWERHOLD pin.
However, in Figure 5-23 of the PMIC datasheet, it appears that upon application of input power to the PMIC, the power-up sequence commences, regardless of the POWERHOLD pin state. The POWERHOLD is then only used to maintain the ACTIVE state 8 seconds after the RESET-OUT signal is sent.
Based this discrepancy between the two documents, I am not clear on whether or not I can actually use the POWERHOLD input to delay PMIC startup when power is applied to the board. What power on acknowledge mode should I be implementing if I want an external input to the PMIC to initialize start-up (rather than just application of input power)?
Thank you,
Nate