Hi,
I would like to understand how the Power Limit Equation is derived
and also how do I interpret the Power Limit specs in the datasheet
thanks
kai siang
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I would like to understand how the Power Limit Equation is derived
and also how do I interpret the Power Limit specs in the datasheet
thanks
kai siang
Hi Kai,
This part falls under the Power Interface forum. I will go ahead and move this post.
Thanks,
Alek Kaknevicius
Hi Kai Siang,
The LM5067 power limit equation is derived based on design calculations but does not account for non-idealities of the internal current sense amplifier nor within the power limiting engine. Specifically, systematic offset will cause variation in the power limit, especially at low Vsns voltages.
The spec in the datasheet means that if the voltage across the MOSFET is 24V and the Rpwr is set to 75kohm, then that means the controller is trying to regulate 22mV across the sense resistor. At this set point, it can range +/- 5.5mV over temperature.
This regulation point of 22mV +/- 5.5mV has an error due to variation of systematic offset and of gain error.
So if you set the power limit very low (such as 1mV), then you will have significant error if the systematic offset can be as high as 2mV for example.
For guidance on designing a robust hot swap, we recommend using the LM5067 design calculator tool at www.ti.com/hotswap --> "Tools & Software".
We also have an application note with all of the equations and methodology behind the design tool at www.ti.com/hotswap --> "Technical Documents" --> "Robust Hot Swap Design".
Finally we have tutorial videos at www.ti.com/hotswap --> "Support & Training".
Thanks,
Alex