This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

lm25117 sub-harmonic oscillation problem

Other Parts Discussed in Thread: LM25117

Hi,

I've been testing a Webench design for a 2.5A 12V output supply using the LM25117 evaluation board. We want it to operate down to 13.5V input (and up to 40V) so I fitted the values generated by Webench accordingly.

I am however seeing classic sub-harmonic oscillation at the low input voltage end (i.e. alternating wide and narrow SW pulses) up to around 14V, and since I'm using the evaluation board I doubt it's a layout or noise problem. 

I'm wondering if some form of adaptive slope compensation may be necessary to avoid sub-harmonic oscillation at very high duty cycles. The LM25117 seems amenable to modifying the slope externally with, say, a switched current source, and we have an FPGA in the system which I can use to generate the necessary timing pulse to generate a piece-wise slope. Do you think this might be worth pursuing, or alternatively do you have any application notes etc that might help me tackle the problem?

  • Hi Keith,

    The easiest way to add more slope compensation would be to lower the resistor value of Rramp. This will allow for more current to flow to Cramp yielding more slope compensation. You just need to make sure that you don't lower Rramp to the level where current limiting begins to happen.

    -Garrett