Hello,
Are the GPIO pins tristated while the RESET is asserted? On the data sheet page 27, it states that “During reset, the GPIO pins are high-impedance except for FPWM/GPIO pins 17–24, which are driven low.” The “GPIO pins 17-24” looks like a typo as FPWM1-8 are shared with GPIO5-12, is this the correct understanding?
