I'm reviewing a design that uses the TPS65218 PMIC. The backup section isn't used and the designer has grounded IN_BU, CC, SYS_BU, L5, FB5, L6 and FB6. Any problem inside the chip doing this?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I'm reviewing a design that uses the TPS65218 PMIC. The backup section isn't used and the designer has grounded IN_BU, CC, SYS_BU, L5, FB5, L6 and FB6. Any problem inside the chip doing this?
Hi Bill,
Thanks for the post! This is the correct configuration if the backup section is not used. If you would like, I can review the rest of the schematic to ensure the connections on the PMIC are correct. You can email me at p-kundmueller@ti.com. Let me know if you have any questions. Thanks!
Regards,
Paul Kundmueller