I am using a TPS650832 with a Skylake-H processor. The 3.3V rail is coming up as expected, followed 11 msec later by DPWROK being asserted. After 60 usec DPWROK is being deasserted. Reading the internal registers I find that the VRFAULT bit is set (bit 4, reg 0x08) and that the V085A_FAULT bit is set (bit 0, reg 0x17). I don't understand why this fault should be detected as only the 3.3V (VR3) and 1.8V (VR2) power supplies have been enabled at this point (ENVR3 from 3VLDO, ENVR2 from DPWROK).