Hi all,
I have a design using solution TPS53647 and CSD95372 for 1V rail.
The problem is the OUTPUT be always 1V whenever EN pin has logic 0 or logic 1.
I have tried many way: pull-up resistor, pull-down resistor or control by our FPGA.
Nothing works.
Anyone can help me?