• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 636 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650832 LDO1 enable timing

Antony Lin
Genius 13480 points

Hi,

We specifify the enable timing from LDO1 enable to LDO1 output as 35uS MAX, ut customer got longer timing as below.  Can you explain why it takes longer than expected?

Antony

  • 0
    TI__Genius 10885 points

    Hi Antony,

    According to bit 0 in register 0xEA, LDO1 will follow the delayed power-good signal, SYS_PWROK, which should have about a 100ms delay from ALL_SYS_PWRGD.

    This delay is per specification and the PMIC has been qualified with this configuration, setting register 0xEA to 0xFF should affect this delay but would result in an unqualified configuration.

    Best Regards,

    Rick S.