This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS563210A: TPS563210A VIN startup rise time and shutdown fall time

Part Number: TPS563210A
Other Parts Discussed in Thread: TPS563210

Hi,

We got a question from customer about TPS563210A.
Could you help us?

[Question]
- Is there the recommended VIN startup rise time and shutdown fall time range?

Best Regards,
tateo

  • Hi Tateo,
    Generally, there should be no limited with these, after Vin goes over to uvlo and enable is asserted, soft-start works and Vout begins ramping up, and also when enable or Vin goes to invalid, Vout goes down and shut off, so these two times will affect the Vout rising and falling time, I think this also depends on the system timing spec., such as how long the vout goes up and how long the vout goes down...
    BTW, Do you have detailed value about these two times customer use? then I can ask my collegue to review by your case.

    BR,
    Yuchang
  • I'm sorry for the long delay in my reply.
    Thank you for your support.

    Could you provide test condition of startup rise time and shutdown fall time range?
    They need this spec to certify their standard parts.

    Best Regards,
    tateo

  • While the points that are made are valid, I think what you are looking for is the input voltage ramp up and ramp down minimum and maximum specification. So far as I know, that parameter is not characterized. I can offer some general guidelines though. TPS563210 can accept reasonably fast VIN rise and fall times, faster than 500 usec. You do not want to "hot plug" or apply the input voltage instantaneously without proper protective circuitry to prevent transient overshoot that could damage the TPS563210. As far as longer rise time for VIN, that is application dependent is pointed out and will depend on your output capacitance, output voltage and SS time. For longer VIN ramp rates, there are two specific conditions you need to be aware of. When the rise time is very slow near the UVLO threshold, there may be a toggling of the UVLO circuit. There should be enough internal hysteresis that you would never see it, but for a loosely regulated input voltage it is theoretically possible. The more likely scenario is the for higher output voltage like 5 V, extremely slow rise time on VIN may not allow the output voltage to get into regulation before the end of the SS time. You can account for that with appropriate SS capacitor selection. Extremely slow VIN ramp down may also cause your 5V output voltage to not regulate properly as VIN decreases towards the UVLO point.