• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 64 subscribers
  • Views 397 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM25037: Temp Stability and PSpice Model

Egon Hirsch
Expert 3550 points
Part Number: LM25037

Hello all,

 

- in DS page 9 there is 1V generator on COMP PIN. Where can be found information about temp stability of that source?

- what is temperature stability of internal pull-up resistor 5k in COMP Pin?

- what is response time from detection of UVLO until OUTA, OUTB get disconnected?

- Is PSpice model detailed enough to include answer for above?

 

Best regards

 

Egon

  • 0
    TI__Prodigy 300 points

    Hi Egon, I've contacted the appropriate applications engineer and he will reply to you.

  • 0
    TI__Intellectual 1550 points
    Hi Egon,

    - The 1-V threshold varies from 0.7V-1.2V (nominal 1V) across temp range of -40C-125C
    - Data not available
    - While there is no direct data available, we can get a rough estimate from the COMP to OUT delay, i.e., 65ns. COMP signal will need to propagate through PWM comparator and internal gate driver while UVLO signal will need to propagate through the PWM logic and internal gate driver. The dominant portion of the delay is the gate driver propagation delay so I would say the UVLO to OUT delay may be close or slightly less than 65ns.
    - The model typically doesn't take the parasitic elements/process variation into account which could cause inaccuracies.

    Regards,
    Wangxin