This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM5175: dead-beat detailed meaning and explanation

Part Number: LM5175

Hi Team,

My customer is evaluating LM5175, now one question for the spec, what does "dead-beat " means ?

Could you help for more detailed explanation ?

I don't quite understand based on the datasheet.

Thanks.

  • In current mode control schemes, the circuit can be unstable at duty cycles greater than 50 %. Slope compensation is applied to make the instability die out within one switching cycle. In the academic literature, "dead-beat" control method, the required value for the duty cycle is calculated in the ongoing period to make sure that iL (n) = i ref (n-1). This means the final value of the inductor current should follow the initial value of the the reference sampled at the beginning of each switching cycle. One period of delay is intrinsic to the dead-beat control law.

    I do not support LM5175 directly, so I cannot answer specific details about the internal implementation. The datasheet equations seems very straight forward. It should be easy to calculate the required C slope capacitor.