This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UC2844A: A question about thermal parameter of UC2844A datasheet?

Part Number: UC2844A
Other Parts Discussed in Thread: UCC28C44

Hi team,

A customer is using our UC2844A in their system, and they meet some issue of thermal now. 3 questions here, I found confused too, so I ask you for help:

1. According to junction temperature calculation method: Tj = Tc + Psi(JC)* power dissipation, customer knows the Tj from datasheet, Psi(JC) is given in datasheet, Tc is tested by customer, how to get the recommended power dissipation (Not the absolute value, which is 1W) from our datasheet? I mean in our datasheet, it lists:

Since customer can only refer to specs in the listed electrical characteristics, what's the Tc range condition here? and what's the power dissipation condition here?

2. Also about the datasheet section 7.5 figure above, it shows Ta=Tj, how to understand this? does this mean all the parameters in section 7.5 are tested in no-load condition? but some parameters must use a load.

3. About  the Ta in datasheet section 7.3 (Recommended Operating Condition), and in section 7.5 (Electrical Characteristics).

In Section 7.3, Ta recommended is -40C to 125C. In section 7.5, Ta is tested from -40C to 85C. so if customer's Ta is in 85C to 125C, what performance may our chip have? Does the 125C Ta has some relation to 150C Tj?

Thank you!

Joel Li

  • Hello Joel Li,

    You can estimate/calculate the power dissipation of the UCC28C44 with the operating current (Iopp = 17 mA), gate charge of the FET
    being used (Qg = 63 nC) and the VCC voltage (VCC = 12V) with the following equation.

    Pic = Vcc*(Iopp+Qg*fsw) = 0.28W

    The TA = TJ only happens during testing of the device. The test is done so quickly the device does not have a chance to heat up.
    The designs junction temperature needs to be evaluated to ensure it is not violated. First approximation would be to use Tjmax = Rθja*Pic + Ta. Another technique would be to use ψ calculations to evaluate the device junction tempature.

    Regards,

    Mike