Hi,
Looking at the reference design for this circuit, the suggested balancing circuit utilises a zener diode and parallel 1M resistor with the N-FET, I understand this is to prevent the gate voltage becoming high in the event of a failure but how exactly does this work?
Thanks,
Alex
