• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 1969 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP8860-Q1: PWM Resolution

Kenichiro
Mastermind 9165 points
Part Number: LP8860-Q1

Hello,

My customer would like to make sure whether Fig 17 is correct if I compare it with the specification on P9.




Fig 17 says that the 16bit resolution at the end of flow, however if I check the specifications on page 9, it seems maximum resolution is 13bit (typ).
Can you help me to understand how these numbers work?


Thank you for your support in advance.
Regards,
Ken

  • 0
    TI__Expert 4565 points

    Hi Kenichiro-san,

    16 bit is total width of supported resolution at PWM output block not calculated from sample CLK freq/PWM freq.

    LP8860 has dithering function on PWM out up to 4 bit. So if actual PWM out resolution from sample CLK freq/PWM freq is 12 bit, it can still support 16 bit. If actual PWM resolution is 13 bit, max 16 bit resolution can be supported by using 3 bit dithering. For sure, input resolution should be 16 bit to get 16 bit output.

    Hope this helps,

  • 0 in reply to Sung Ho Yoon
    Mastermind 9165 points

    Hi, Sung,

    Thank you for your prompt reply!I will consult with my customer and come back to you if further information is required.

    Regards,
    Ken

  • 0 in reply to Kenichiro
    TI__Expert 4565 points

    I'm glad to help you.

    I'm an apps engineer supporting Japanese customers, so you can also send me an email for quick response. I will be able to see E2E after it's assigned to me which may take longer to reply. My email is sungho.yoon@ti.com