This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65381A-Q1: SPI after reset

Part Number: TPS65381A-Q1
Other Parts Discussed in Thread: TPS65381-Q1

Dear Specialists,

My customer is considering TPS65381A-Q1 and has a question.

Could you please advise?

---question---

When the TPS65381 detects an error, and then change the state to STANDBY or RESET.
If device return to normal operation, how is the resister value?

-According to DatasheetP.65 5.4.21 RESET State, the SPI, watchdog, and MCU ESM are in reset.

-This means all of SPI Resisters are cleared or not?

-Or only error resister is cleared?

-User configurable resister is remain the same?

If user configuration resister is not cleared by RESET, I'd like to compare to initial resister value, and recognize restart.

---

I appreciate your great help in advance.

Best regards,

Shinichi

  • Hi Shinichi,

    I have assigned thread to the expert of this device.

    BR, Jari Niemelä
  • Hi Jari,

    Thank you for your reply.

    I am looking forward to receiving the advice.

    I appreciate your great help.

    Best regards,
    Shinichi
  • Hello Shinichi-san,

    All registers are re-initialized by a NPOR event (TPS65381A-Q1 power on reset). STANDBY state if held long enough will cause NPOR indirectly.  Some registers are re-initialized by LBIST running, including when LBIST runs on the transition into DIAGNOSTIC state from RESET state (assuming AUTO_BIST_DIS was not changed from the default of 0). 

    During RESET state the SPI communication logic itself is in reset, not the registers. 

    Section 5.5.3 SPI Registers (SPI Mapped Response) section of the datasheet lists the registers that are re-initialized by LBIST running. 

    In the updated datasheets that just published for both TPS65381A-Q1 and TPS65381-Q1 (Rev G) we added this information to each register in the register map.  Below is one example of this where I have circled the initialization source information.  Additionally with these new versions of the datasheet we have added in each registers map the controller access type (read-only, read write and a note if the write update can only occur in DIAGNOSTIC state).   

    Most of the fault (error) status bits are self clearing when the error is gone they will also clear or be re-initialized after STANDBY or RESET state (LBIST).

    The configuration registers that are not re-initialized after LBIST are a good way to determine if RESET state occurred or if NPOR occurred.

    Best Regards,

    Scott

  • Hi Scott,

    Thank you for your reply.

    I'll inform the customer of your suggestion.

    If he has an additional question, I'll consult with you.

    I appreciate your great help and cooperation.

    Best regards,
    Shinichi