• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 870 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LP8860-Q1: input current for VDD pin

Dongbao Zhou
Expert 4170 points
Part Number: LP8860-Q1

Hi team,

Could you help clarify the input current requirement for LP8860-Q1 VDD pin?

Thanks.

Best regards,

Dongbao

  • 0
    TI__Intellectual 2180 points
    Hi Dongbao,

    We don't specify particular VDD current during normal operation since it is highly dependent on settings such as switching frequency, PLL frequency, VDD level, whether CPUMP is enabled or not, etc.. but common current range can be 5mA-20mA.

    Hope this helps,

    Salome
  • 0 in reply to Salome Ramirez Carrion
    TI__Expert 4170 points
    Hi Salome,

    In Datasheet P35 - Charge pump section, "The charge pump effectively doubles the VDD voltage for gate driver. Maximum DC output current is 50 mA". Does this mean Idd should big than 50mA if Vdd=5V? or Idd should big than 100mA if Vdd=3.3V?

    Dongbao
  • 0 in reply to Dongbao Zhou
    TI__Intellectual 2180 points

    Hi Dongbao,

    Maximum DC output current 50mA refers to maximum charge pump driving strength when charge pump is enabled, for all VDD level conditions 3.3V or 5V. If 50mA is exceeded, charge pump will not be able to maintain voltage at GD pin and voltage at gate will start dropping and switching will stop. So IDD could see up to 50mA from CP but could also be higher than this, since VDD also provides power to other internal digital and analog blocks (LDO and PLL blocks). IDD up to 100mA should cover most conditions.

    Hope this helps.