• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 471 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS53647: 2 Phase vs. 3 Phase design differences

David Sandler
Intellectual 1910 points
Part Number: TPS53647

Hi,

Please confirm that with a two-phase design, CSP3 is pulled up to V3R3 and CSP4 is floating (un-connected).

 

What’s the phase relationship between channels when using the TPS53647 in two-phase and three phase design? 

 

Is there a tool (compensation excel spreadsheet) to calculate loop response/bode plot for the TPS53647?

Thanks,

David

  • 0
    TI__Expert 4060 points
    Hi David,

    When disabling phases for a design we recommend pulling all unused CSP pins to +3.3V to avoid any floating nodes.

    What sort of interactions are you wondering about between two and three phases? In terms of small signal performance the bode plot of the loop response won't be affected. The D-CAP+ modulator is insensitive to the number of phases in a design. Otherwise there would also be the standard multiphase differences as you increase phase count - lower output ripple, higher current loads, lower input ripple current, etc.

    There isn't a spreadsheet for compensation design on the TPS53647 but the datasheet does give some starting values in the Apps Section. The part is also on Webench as well to help design the compensation.

    If you have any questions feel free to let me know.

    Thanks,

    Carmen