• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 510 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS2363: 3.3V and 12V FET ON timing

K. Sasaki14
Guru 10200 points
Part Number: TPS2363

Do 3.3V FET and 12V FET become ON state at same timing when ONA/B becomes high?

On datasheet P.35 Fig.18, 3.3V starts rise up faster than 12V.

Is this due to time difference that FET gate voltage reaches Vgs(ON) threshold?

Best Regards,
Kohei Sasaki

  • 0
    TI__Expert 5940 points
    Kohei, Sorry for the delay,

    The gate current source/sink timing is the same for each. I think there are 2 reasons for the difference in output rising on the EVM. 1) Vplateau of the SI4435BDY (12v) is a little higher than that of the IRF7413 (3.3v). Both Vgth and plateau factor into when the output will rise (how long until the gate rises to a level to conduct the current needed given Cout). And 2) Crss differnence affects the actual dv/dt of the output rise time. The 12v has an additional cap from g/d that affects rise time (slows).

    Brian