This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM3880-Q1: About the EN and power down sequence of LM3880-Q1

Part Number: LM3880-Q1
Other Parts Discussed in Thread: LM3880

I would like to confirm the power down sequence of the LM3880-Q1.

It is described on page 11(7.3.2 Incomplete Sequence Operation) of the LM3880-Q1 datasheet as follows.

However, if the enable signal is de-asserted before the power-up sequence is completed the part will enter a controlled shutdown.

this is,

1)Shutdown processing is started even in a enable signal is momentary deassertion.
2)If the deassertion time is shorter than td (timer delay), shutdown Sequence is not started.

Which one is correct?

*Please refer to the attached file diagram.


LM3880-Q1_EN and PowerDownSequence.xlsx

  • Hi Harukawa

      EN pin provides glitch free operation. For your case, it is not considered as incomplete power down, instead it is a glitch of EN, no action will be taken from device. please see my experiments waveform. where channel 1 is EN, Channel 3 is flag 1 and channel 4 is flag3 output.hope this helps