Could we setting the TPS65175's clock by the below sequency?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Kim Hsu,
Just to confirm, with STV pulse you refer to the VST pulse?
If this is the case then I see a problem here. The rising and falling edge of VST can only be defined by GST if GCLK is low.
However this pattern requires to set CLK1 etc high which means that GCLK needs to be high during this time. Basically this table concludes that this is not possible:
Best Regards.
Ilona