• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 63 subscribers
  • Views 776 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BQ25120: Fault Masking

Kelly Hathaway
Prodigy 210 points
Part Number: BQ25120

Hi Raheem or Gautham,

When a fault is masked in register 0x01 or 0x02, what does that mean? Does that mean that fault will not show in the status register or the status interrupt pin or neither?

Thanks,

Kelly

  • 0
    Prodigy 210 points
    Hi,

    Another questions: When the STATUS INT pin shows 128 µs pulse for a fault, does it return to showing the status of charging (assuming charge status is enabled on the pin)? If is depends on the faults, which faults and when will it return to charge status?

    Thanks,

    Kelly
  • 0 in reply to Kelly Hathaway
    TI__Mastermind 21590 points

    Kelly,
    Regarding you first question, when a fault is masked, it means that the 128us interrupt wouldn't take place. However, the fault bit will still be set in the status register. Regarding the second question, INT returns to showing the charge status after 128us pulse for the fault (assuming the charging status is enabled).
    Regards,
    Raheem