Hi, team.
How many is the smallest pulse width of SDIM?
I think a pulse influences function of PWM LOGIC of a block diagram when the width is too short.
Is a pulse width of 350ns no problem?
Best Regards,
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi, team.
How many is the smallest pulse width of SDIM?
I think a pulse influences function of PWM LOGIC of a block diagram when the width is too short.
Is a pulse width of 350ns no problem?
Best Regards,
Hello Kobayashi-san,
The min pulse width is really only determined by the SDIM to SDRV rising and falling delays so a pulse width of 350ns should work fine.
Regards,
Clint