What additional load to the battery can be expected by using the "PMOS FET in the Power Path" circuit in Figure 3 of SLVA139?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
What additional load to the battery can be expected by using the "PMOS FET in the Power Path" circuit in Figure 3 of SLVA139?