I have a question about TPS51200.
Does this IC conform to the JEDEC standard of DDR4?
Best regards,
Takahiro Nishizawa
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I have a question about TPS51200.
Does this IC conform to the JEDEC standard of DDR4?
Best regards,
Takahiro Nishizawa
Hello,
Just checked with team. TPS51200 is not fully conpliant with DDR4 JEDEC.
In DDR4 JEDEC, Vref must track VDDQ/2, and it must be within +/-300mV with respect to VDDQ/2 during power up.
While the TPS51200 REFOUT(VREF) does not follow REFIN until REFIN is higher than 0.39V.
Even so, TPS51200 is being used by many customers in DDR4 application with no problem.
Thanks
Qian
In DDR4 JEDEC, Vref must track VDDQ/2, and it must be within +/-300mV with respect to VDDQ/2 during power up.
While the TPS51200 REFOUT(VREF) does not follow REFIN until REFIN is higher than 0.39V.