I an using an external clock generator to sync multple LM5022's. The clock is 50% duty cycle and with positive pulse width greater than 15ns as described as max. pulse width for the sync signal. The circuit seems to be working with this 50% duty cycle. What is the reason for 150ns max pulse width and the implication of exceeding this limit?
thanks,
-Marcos