• State TI Thinks Resolved
  • Locked Locked
  • Replies 7 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 1239 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS650830: TPS650832, Internal Clock

Tamio Yokokura
Expert 3950 points
Part Number: TPS650830
Other Parts Discussed in Thread: TPS650832

PMIC support team

I would like to know about the internal clock.

[1] What kind of oscillator does TPS650832 have as the internal reference clock? RC oscillator and so on.

[2] What is the internal cock frequency?

[3] What is the accuracy of the internal clock?

Thanks

Tamio

  • 0
    TI__Genius 9380 points
    Tamio_Y,
    Thank you for using E2E. I have forwarded your question to a product specialist. You should hear from someone shortly.
  • 0
    TI__Genius 17380 points

    Hi Tamio,

    The TPS65083x internal clock is an RC oscillator of 32.768 kHz. Accuracy is not specified for this device, but other similar devices had +- 10% as the internal oscillator accuracy.

  • 0 in reply to Kevin LaRosa
    TI__Expert 3950 points
    Hi, Kevin

    Can you show the circuit of RC clock oscillator to me?

    As for Emergency Shutdown, the datasheet is mentioned as follows;
    It is initated when PWRBTN held longer than the defined time by Resister FLT[5:0].
    Is it possibility for TPS65983x to misdetect the period that PWRBTN is held to LOW?

    Thanks
    Tamio
  • 0 in reply to Tamio Yokokura
    TI__Genius 17380 points

    Hi Tamio,

    Can you describe the issue being observed in more detail? It sounds like the concern is that PMIC is detecting a PWRBTN FLT (long key press) before it is supposed to.

    1. Do you have any scope shots of the issue you can provide that would help me to understand?
    2. Are the FLT bits being modified at all?
    3. What is the observed PWRbTN hold down time vs. when FLT is generated or is PWRBTN FLT being generated when PWRBTN is not being held down?
    4. Is "FCO" bit in RESETIRQ1 set after an unexpected shutdown?
    5. Are any of the other bits in RESETIRQ1 and RESETIRQ2 set?

  • 0 in reply to Kevin LaRosa
    TI__Expert 3950 points

    Hi, Kevin

    Unfortunately, my customer tried to dupicate the same behavior, but they could not duplicate it yet.

    They said that the system caused the abnormal shutdowm when they pushed the power bottun.

    In other word, the system shutdowm occurred in the period shorter than the register configuration.

    1. Do you have any scope shots of the issue you can provide that would help me to understand?

    ➜Can't deplicate

    1. Are the FLT bits being modified at all?

    ➜oc checking

    1. What is the observed PWRbTN hold down time vs. when FLT is generated or is PWRBTN FLT being generated when PWRBTN is not being held down?

    ➜oc checking

    1. Is "FCO" bit in RESETIRQ1 set after an unexpected shutdown?

    ➜oc checking

    1. Are any of the other bits in RESETIRQ1 and RESETIRQ2 set?

    ➜oc checking

    I will update tomorrow.

    Thanks

    Tamio

  • 0 in reply to Tamio Yokokura
    TI__Expert 3950 points

    Which of the following circuit structure is used for the internal RC oscillator?

    Or, is the other circuit structure used?

    Phase Shift Oscillator

    Twin-T Oscillator

    Thanks

    Tamio

  • 0 in reply to Tamio Yokokura
    TI__Genius 17380 points

    Hi Tamio,

    It is a custom design based on the single ramp relaxation oscillator concept. I cannot provide further information regarding the internal IP of the chip.