• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 737 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV733P: what does High-K layout mean ?

user4266197
Prodigy 40 points
Part Number: TLV733P

Hi,

form the datasheet, what does high-K layout mean ?

and please let me know for the TLV73318PDBVR, what is the PD at 25 degree Celsius of DBV package?

  • 0
    TI__Guru 55940 points
    Hi ,

    High-K refers to a JEDEC high-k (2s2p) board as defined in JESD 51-7.

    The curve is generated using the equation Tj = Ta + Pd * Rθja. Rearranging this equation to calculate for maximum ambient temperature we get Tamax = Tjmax - Pdmax * Rθja. From the Thermal Information Table we see that for the DBV package of TLV733 Rθja is 228.4 C/W. From the Recommended Operating Conditions table we find that Tjmax is 125C.

    Plugging in the information from the datasheet and your requested 25C ambient temperature (25 C = 125 C - Pdmax * 228.4 C/W) we find that the max power dissipation that TLV733 can handle under your conditions is ~437 mW.

    Please note that you can calculate your application's power dissipation as Pd = (Vin - Vout) * Iout. As long as your application power dissipation remains under 437 mW your application should remain within the operating temperature range at an ambient temperature of 25 C.

    Very Respectfully,
    Ryan