• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 63 subscribers
  • Views 426 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS62745: Vsel max electrical rating

TISL
Expert 4640 points
Part Number: TPS62745

Dear e2e Community,

The electrical spec of the TPS62745's Vsel mention a 6Vmax in our datasheet.

My customer just realized that one of his design uses a voltage up to 7V on VSEL3 and 4. And it works well since a long time, now.

For sure it's not recommended, but do we have any background/feedback of the voltage limit on these pins?

What are the exact consequences/damages it can induce?

Regards,

  • 0
    TI__Intellectual 880 points
    Hello,

    The 6V maximum rating for VSEL1-4 pins as specified in the data sheet is correct. So we cannot recommend to apply 7V to VSEL1-4 pins.
    For providing a high level at VSEL pins, those pins can be connect to the output voltage of the converter.

    Best regards,
    Ivo
  • 0 in reply to Ivo
    TI__Expert 4640 points
    Hi Ivo,

    For sure. we don't recommend it.
    But can we give more details on the effects, inside of the chip. What are the exact consequences on the behavior of the TPS62745 if these inputs are damages?

    Regards,
  • 0 in reply to TISL
    TI__Intellectual 880 points
    Yes, permanent or progressing damage of the input structure of these pins is possible. It is difficult to predict the consequences , but e.g. converter malfunction, wrong output voltage or increased quiescent current consumption are possible scenarios.
  • 0 in reply to Ivo
    TI__Expert 4640 points
    Can we share the details of the internal bloc diagram, in private message (we are under NDA with the customer)?
    We need to better evaluate the retrofit urgency of the current boards on the field, by understanding how is designed this input stage.

    Regards,