• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 408 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS92515-Q1: tolerance of output current due to IC's tolerance

Takao Yamamoto5
Expert 1690 points
Part Number: TPS92515-Q1

Dear all,

Could you teach me the way to calculate about the max/min value of output current due to IC internal tolerance.

And could you teach how to think it?

Best regards,

  • 0
    TI__Mastermind 25500 points

    Hello Takao,

    I depends on how you derive the peak current sense and what the peak current sense is. For example from the datasheet specs:

    If you connect IADJ to VCC you get a 240mV peak sense. But it can be +11mV/-16mV which translates to +4.6/-6.6% (or an average of +/-5.6%). This includes the internal clamp tolerance.

    If you apply 2.2V to IADJ you get 220mV. In this case it can be +3.5mV/-8.5mV which translates to +1.6%/-3.9% (or an average of +/-2.75%).

    If you reduce the current sense peak to 100mV you will still have the same +3.5mV/-8.5mV of offsets which translates to +3.5%/-8.5%.

    The lower the current sense voltage the higher % the possible offsets become.

    Regards,

    Clint