Hi,
I would like to know about the sink current when the PGD pin of the TPS543C20 is Low.
Although it is described as 15 μA when looking at the following, is it necessary to design with sink current within 15 μA?
Best Regards,
Yuto Sakai
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I would like to know about the sink current when the PGD pin of the TPS543C20 is Low.
Although it is described as 15 μA when looking at the following, is it necessary to design with sink current within 15 μA?
Best Regards,
Yuto Sakai
Hi John-san,
Thank you for your reply.
When PGD = High, I understood that the leakage current is 15 μA at max.
In PGD = Low, I think that the sink current to the PGD pin depends on the pull-up voltage and the pull-up resistance.
Is there sink current limitation?
If yes, what ampere or less should the sink current be?
Best Regards,
Yuto Sakai
Hi John-san,
Thank you for your reply.
When the PGD pin is low, could you tell me how much sink current to the PGD pin are allowed at max?
Since EVM pulls up 5V at 100 kΩ, I am worried about the problem with the current value flowing to the PGD pin.
Best Regards,
Yuto Sakai
Sakai-san,
As I expected, there is no test data for sink current, only leakage current. If you can tell me your exact concern, I can offer you some guidance.
John-san,
The customer connects a 10 kΩ resistor for 3.3 V pull-up. Since 100 kΩ is connected for 5 V pull-up in EVM, if there is a limit on sink current, I am worried that current will flow beyond that limit.
Is it OK to use a 10 kΩ pull-up resistor?
Best Regards,
Yuto Sakai