• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 435 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS548B22: VSEL Latch Operation

Don Schelle
Expert 4150 points
Part Number: TPS548B22

Hello,

At startup, the TPS548B22 reference voltage ramps from 0V to the final level defined by the VSEL pin strap configuration (section 7.3.4).   At which point the VSEL[4:0] bits are latched into memory.

What happens if the voltage at VSEL changes once the device is powered on?    We are trying to understand the internal device details and determine robustness to noise, etc.

Don

  • 0
    TI__Guru**** 191445 points
    The pin strap values are latched internally at start up. The level is not monitored during subsequent operation. You cannot change the programming without cycling power to the device. Does this answer your question?
  • 0 in reply to JohnTucker
    TI__Expert 4150 points

    Thanks John,

    At startup, do we need to concern ourselves with transients causing an incorrect value to latch?    I suspect we do.    If so, any advice on how to control these?

    Don

  • 0 in reply to Don Schelle
    TI__Guru**** 191445 points
    The pin strap function pins are connected via a voltage divider for the internal BP LDO regulator to ground. This same internal LDO voltage is the supply to the internal pin strap circuitry, so any voltage change will affect both equally. Use the recommended values, 1% tolerance or better resistors and follow the layout recommendations and you should not have any issues.