• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 301 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS51200: K2H query

Vidhya Jeyapaul
Intellectual 780 points
Part Number: TPS51200
Other Parts Discussed in Thread: TPS53317A

1. TPS51200 part can source up to 4.5A max and sink up to 5.5A max (mentioned in datasheet spec). But in TI site it is mentioned as


3A Sink/Source DDR Termination Regulator w/ VTTREF Buffered Reference for DDR2, DDR3, DDR3L and DDR4

 can you please confirm if it can support 4.5A and 5.5A max?

2. our requirement is to power 10*DDR3 ICs. so there are 14 address lines,6command lines and 3 control lines=28 lines in total. 12mA for sourcing and 13mA for sinking.

for one IC, VTT current =28*13= 0.35A 

If same memory controller is connecting channel A to 5*DDR3 SDRAM and Channel B to another 5 DDR3 SDRAM where address, command and control lines are common, how the source and sink current will get affected here? will it be For 10 IC, Current is 3.5A ?

Kindly revert at the earliest.

Thanks and Regards,

Vidhya

  • 0
    TI__Mastermind 24075 points

    Hello,

    1. 4.5A and 5.5A are TPS51200 source and sink OC limit. The part is not able to support 4.5A and 5.5A current contiously.

    2. For 10 ICs, theoriticaly the max current  is 10*0.35A=3.5A at worst case.

    As I know, no LDO DDR regulator on the market can support conituouly 3.5A with good thermal performance. We suggest to use our 6A switching regulator TPS53317A to support 10 DDR3.

    Thanks

    Qian