• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 282 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS63051: Escape pattern for TPS63051YFFT

pragash sangaran78
Genius 3510 points
Part Number: TPS63051

please share escape pattern for TPS63051YFFT. Its DSBGA package and very small in size. 

  • 0
    TI__Expert 3465 points
    Hello Pragash,

    It's a pleasure to support you.

    There is not much to say about the escape pattern since only pin B2 (ILIM0) and C2 (PFM/PWM) are internal. If not externally controlled (i.e. from an MCU) those pins can be connected either to GND (pin B1) or to VIN (pin A2). In case you need external driving, I would place vias in the middle of the diagonal between each of the pin and the next "silent" pin (that means any pin except L1 and L2). From there, you can route out on a signal plane.

    A general layout suggestion for this device is to keep the power planes on the top (or bottom) layer. routing the L1 and/or L2 signal through the PCB will probably cause EMI issues.