I've inherited a previous design topology that had a 49.9K pull-up on the CT input as well as 20nF capacitor to ground. What will be the effect on the delay timing? The resistance alone provides 300 mS while the 20 nF should provide 114.78 mS. Can the effect be calculated?