• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 489 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7B63-Q1: PG status of TPS7B63-Q1

takahiko yokota
Mastermind 7135 points
Part Number: TPS7B63-Q1

Hi

I have a question about PG status of TPS7B63-Q1.
If Vin falls below an internal UVLO threshold, is PG status Hi-Z or Low?

Best regards,
Yokota
  • 0
    TI__Guru 55940 points
    Hi Yokota,

    The power good signal is only ensured when Vin is above the minimum input voltage. The gate of the pulldown FET on PG is driven from the IN pin. When Vin falls below the UVLO threshold, PG will be logic low as long as Vin is high enough to continue to drive the gate of the pulldown FET.

    Very Respectfully,
    Ryan