• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 451 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Compiler/UCD3138: About DPWM Minimum switching frequency of UCD3138

yuhua ye
Prodigy 10 points
Part Number: UCD3138

Tool/software: TI C/C++ Compiler

The period register of the DPWM module in UCD3138 is a 14-bit low-precision unsigned number register. Does it mean that the DPWM output has the lowest switching period (2^14-1)*4ns, about 15.2kHz? Or is there any way to make the DPWM output switch frequency lower?

  • 0
    TI__Mastermind 18370 points

    There is no easy or recommended way to go lower than 15.3 KHz on DPWM. We may be able to lower the clock frequency to the whole chip, but that is not recommended.

    Please note that UCD provides standard open loop PWMs (timer outputs, not DPWM) that are of lower frequency. But since these are open loop PWMs, the duty cycle can only change by firmware involvement. Meaning that there is not connection in hardware between PID filter and the standard PWMs.