• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 465 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS2373: VC_IN and VC_OUT design

Yen Ting Chu
Intellectual 1350 points
Part Number: TPS2373

Dear Team,

My customer has the a question regarding to VC_IN and VC_OUT pin in TPS2373. VC input is connected to auxiliary bias voltage source, which is recommended to be 0-15V. That means TPS2373 can connect to an adaptor source of 0-15V, right?

How to calculate the VC_OUT when an VC_IN voltage is available? Does VC_OUT varies with VC_IN? Thanks.

Best regards,

Andy Chu

  • 0
    TI__Genius 9230 points

    Hi Andy,

    See section 7.3.7 of the TPS2373 datasheet. During startup (after inrush), VC_OUT provides a regulated supply derived from VDD until the converter circuit has enough voltage to power the PWM controller from its own bias winding (VC_IN exceeds 8.5V). At that point, the internal FET between VC_OUT & VC_IN conducts which causes them to be the same voltage. This is known as advanced startup.

    As long as your VDD-RTN low voltage adapter can get the bias winding above 8.5V, advanced startup can be utilized (but with larger VC_OUT).

    For more info on adapter ORing, see section 7.4.11 of the datasheet or see our app note: slva306a

    - Tom